MAR 0 6 2006

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Sheet 1 of 1

Complete if Known			
Application Number	10/606511		
Filing Date	June 25, 2003		
First Named Inventor	Jeffrey P. Rupley		
Art Unit	2181		
Examiner Name	TREAT, William M.		
Attorney Docket Number	42P15757		

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No.'	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-Issue number(s), publisher, city and/or country where published.	1,
TMW	,	"PowerPC 603 Risc Microprocessor Technical Summary", Freescale Semiconductor, 1994, available at http://www.freescale.com/files/32bit/doc/data_sheet/MPC603.pdf	

Examiner Signature	WITREAT	Date Considered 4/30/200	G
J.J	10110041		Ψ

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

<sup>&#</sup>x27;Applicant's unique citation designation number, 'Applicant is to place a check mark here if English language Translation is attached.

Sheet

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

1

of

1

Complete if Known			
Application Number	10/606511		
Filing Date	June 25, 2003		
First Named Inventor	Jeffrey P. Rupley		
Art Unit	2181		
Examiner Name	TREAT, William M.		
Attorney Docket Number	42P15757		

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.'	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, senal, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ'
unt		"Heads and Tails: A Variable-Length Instruction Format Supporting Parallel Fetch and Decode", Heidi Pan and Krste Asanovic, International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2001), Atlanta, GA, November 2001.	
Tru	,	"High-Performance Variable-Length Instruction Encodings", Heidi Pan, M.Eng. Thesis, Massachusetts Institute of Technology, June 2002.	
TMU	<u> </u>	"Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings," Thomas M. Conte, et al., Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, Paris, France, pages: 201 – 211, 1996	
		·	
			_
			-

Examiner Signature	WITREAT	Date Considered	4/30/	2006

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

<sup>&#</sup>x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.